An increasingly important issue in semiconductor device physics is understanding of how departures from ideal bonding at silicon-dielectric interfaces generate electrically active defects that limit performance and reliability. Building on previously established criteria for formation of low defect density glasses, constraint theory is extended to crystalline silicon-dielectric interfaces that go beyond Si-SiO 2 through development of a model that quantifies average bonding coordination at these interfaces. This extension is validated by application to interfaces between Si and stacked silicon oxide/nitride dielectrics demonstrating that as in bulk glasses and thin films, an average coordination, N av , greater than three yields increasing defective interfaces. © 1999 American Institute of Physics. ͓S0003-6951͑99͒00414-3͔
As integrated circuits are aggressively scaled to increase device packing, channel lengths in field effect transistors ͑FETs͒ are projected to decrease to ϳ50 nm by 2012 with the oxide-equivalent thickness (t ox-eq ) for gate dielectrics decreasing proportionally to Ͻ1 nm. For t ox-eq Ͻ2.5 nm direct tunneling in SiO 2 becomes important in off-state leakage. Since tunneling increases exponentially with decreasing oxide thickness, this necessitates introduction of alternative insulators such as Si 3 N 4 , and Ta 2 O 5 with dielectric constantsϾSiO 2 . These provide scaled-down values of t ox-eq required to maintain FET current drive, while reducing tunneling through increases in film thickness.
For oxides Ͻ2.5 nm, interfacial defects such as Si dangling bonds, can limit performance and reliability, making it important to establish relationships between interface bonding chemistry and defect properties. Experiments on stacked silicon oxide/nitride dielectrics prepared by remote plasmaenhanced chemical vapor deposition ͑RPECVD͒ have provided insights into these issues. RPECVD, followed by rapid thermal annealing ͑RTA͒ at 900°C in a nonoxidizing ambient has yielded device-quality nitrides for n-and p-channel FETs with t ox-eq ϳ2 nm.
1,2 Minimization of Si and N atom dangling bonds in annealed bulk RPECVD nitrides derives from low levels of bonded H, ϳ15 at. %. 3, 4 Figure 1 displays current-voltage (I -V) curves for p-channel FETs for different gate dielectrics with t ox-eq ϳ2 nm: ͑i͒ a 4 nm RPECVD nitride, ͑ii͒ a 0.5 nm plasma oxide with a 2.4 nm RPECVD nitride, and ͑iii͒ a 1.5 nm thermal oxide with a 1.0 nm RPECVD nitride. I -V traces for ͑ii͒ and ͑iii͒ display excellent turn-on behavior and the same current drive, with differences in threshold voltage derived primarily from differences in substrate doping. In contrast, for the FET with the 4 nm nitride: ͑i͒ threshold voltage is shifted negative by Ͼ1 V, ͑ii͒ turn-on is soft, and ͑iii͒ channel drive current is reduced by a factor of ϳ50. Figure 2 displays capacitance-voltage (C -V) characteristics for p-type metal-oxide-semiconductor ͑PMOS͒ devices with t ox-eq ϳ4.3 nm: one with a plasma oxide, and two with stacked dielectrics with RPECVD nitride interface layers of 0.4 and 0.8 nm, respectively. Shifts in threshold ͑and flat band͒ voltage relative to Si-SiO 2 indicate increased fixed charge for devices with nitride interfaces: ⌬q f ϭC ox ⌬V th ͑or ⌬V fb ). Qualitatively similar results have been obtained for n-type metal-oxide-semiconductor ͑NMOS͒ devices with nitride layer interfaces. 4 Three factors can play a role in promoting interfacial defects: ͑i͒ interfacial dipoles due to charge transfer between the Si substrate and gate dielectric, 5 ͑ii͒ molar volume differences between the Si substrate and gate dielectric, and ͑iii͒ over-constrained bonding due to large values of average coordination in the interfacial region. 6 Charge transfer is smaller at nitride interfaces so that interfacial dipoles cannot a͒ Electronic mail: gerry -lucovsky@ncsu.edu APPLIED PHYSICS LETTERS VOLUME 74, NUMBER 14 5 APRIL 1999 play the determinant role in increased defect densities. 5 Since the molar volume mismatch between Si 3 N 4 and Si is reduced with respect to that of SiO 2 and Si, residual interface strain is smaller and cannot be the origin of higher defect concentrations at Si-Si 3 N 4 interfaces. The remainder of this letter focuses on interfacial bonding constraints.
The abruptness of Si-SiO 2 interfaces suggests that the defect density of thermally grown oxides and optimally annealed deposited oxides is a characteristic function of their bonding chemistry and structure. Experience with good glass formers such as SiO 2 and As 2 Se 3 has shown that as long as only single bonds are present charge transfer plays a minor part in determining structure. The major factor is the network stress which arises for a given space-filling bonding topology.
Constraint theory has provided a remarkably accurate description of network stress and its consequences. 6, 7 The theory is based on the idea that all the bonding forces ͑stretching, bending, etc.͒ in the network can be arranged in a hierarchy from strong to weak. The constraining effects of these forces are a linear function of the average coordination number, N av . If both bond-bending and stretching forces are present, the optimal average coordination number, N av * , which matches constraints to degrees of freedom is 2.4 as in As 2 S͑Se͒ 3 , however, for SiO 2 , N av * ϭ2.67 is optimal because bond-bending forces at O atoms are too weak to function as significant constraints at growth or annealing temperatures. 8 For over-constrained networks such as Si 3 N 4 (N av ϭ3.43), Si-atom stretching constraints are stronger than bending constraints, so that strain energy accumulates along the bending constraints. The average Si-N-Si bond angle i j is distorted from the ideal local value i j * by an amount ␦ϰ␦N av * ϭN av ϪN av * .
͑1͒
Since total strain energy is proportional to (␦) 2 , 9 it is then anticipated that defect creation, e.g., dangling Si or N bonds, will be proportional to ͕N av ϪN av * ͖
. Experiments have
shown that N av ϳ3 represents a criterion between low defect density (ϳ10 16 cm
Ϫ3
), and increasingly defective materials. 10 Extension of constraint theory to Si-dielectric interfaces considers three interfacial contributions to N av : ͑i͒ the Si substrate represented by one-half a Si atom, ͑ii͒ an ultrathin oxide or nitride interfacial layer ͑0.3-0.6 nm͒, and ͑iii͒ the bulk dielectric by one-half a molecular layer. Table I includes calculations of N av for representative Si-dielectric interfaces. When a demarcation level N av ϳ3 is applied, these calculations are in excellent agreement with experiment ͑see Figs. 1 and 2͒ . The model confirms that Si-SiO 2 interfaces are expected to display excellent interface properties (N av ϳ2.8), whereas Si-Si 3 N 4 interfaces are not (N av ϳ3.5). Equally important, the calculations demonstrate that interposition of ultrathin SiO 2 layers between Si and Si 3 N 4 results in values of N av р3, whereas interposition of ultra thin Si 3 N 4 layers between Si and SiO 2 results in N av Ͼ3. Figure 3 is based on the data of Figs. 1 and 2, and demonstrates that defect scaling for bulk films, Eq. ͑1͒, also holds at interfaces.
Nitride layers have been produced by techniques other than RPECVD. For example, films have been prepared by jet vapor deposition ͑JVD͒ yielding excellent electrical results. 13 However, nitride films produced in this way can have oxygen concentrations as high as 15-18 at. %, and as such gate stacks incorporating these films are expected to have significant Si-SiO 2 bonding at the Si-dielectric interface. Without more detailed characterizations of interfacial oxide concentrations in the JVD films, it is not possible to make direct comparisons between the performance of these devices and the quantitative aspects of constraint theory.
The model has also been applied to interfaces between Si and ͑i͒ silicon oxynitride alloys and ͑ii͒ alternative high-K FIG. 1. Drive current-gate voltage (I d ϪV g ) characteristics for PMOSFETs with t ox-eq ϳ2 nm: ͑a͒ a 1.5 nm oxide separating a 1.0 nm nitride from the Si substrate, ͑b͒ a 0.6 nm oxide separating a 2.4 nm nitride from the Si substrate, and ͑c͒ a 4 nm nitride layer. The threshold voltage shift between ͑a͒ and ͑b͒ is due in part to substrate doping differences ͑0.16 V͒ and in part to positive charge at the oxide-nitride interface ͑0.04 eV͒.
FIG. 2.
C -V characteristics demonstrate shift in flat band voltage due to positive charge, and increased separation between high frequency and quasistatic plots due to interface trapping accompanying direct deposition of thin nitride films onto Si. Each of these capacitors has t ox-eq ϳ4.3 nm: ͑i͒ a reference oxide, and ͑ii͒ two stacked NO structures with the nitride layer in contact with the Si substrate. The nitride layer thickness is 0.4 nm for ͑d͒, and 0.8 nm for ͑e͒.
dielectrics. For oxynitride alloys, Vogel et al., 14 reported only a small reduction in electron channel mobilities in an alloy with about 2.3% nitrogen corresponding to N av ϳ2.8. While the criterion developed by the application of constraint theory predicts that the interfacial defect density should not become appreciable until the alloy concentration exceeds approximately 15-20 at. % N, interfacial defects in n-channel FETs degrade channel mobilities by more than a factor of two at a nitrogen concentration of only 11 at. % corresponding to N av ϳ3.0. This demonstrates that factors other than interfacial bonding constraints can contribute in a significant way to the formation of interfacial defects. However, it is important to note that for the oxynitride alloys of Ref. 14, the experimentally determined defect levels are higher than what is predicted by the application of constraint theory, so that constraint theory may still provide a guideline for estimating the minimum defect densities. The model calculations for Ta 2 O 5 , TiO 2 , and Al 2 O 3 explain the necessity for ultrathin SiO 2 layers between the Si substrate and these high-K oxides. As such the model suggests important limitations for gate dielectric interfaces other than Si-SiO 2 . Specifically: ͑i͒ Si 3 N 4 cannot be directly substituted for SiO 2 at Si substrates; and ͑ii͒ substitution of more highly coordinated high-K dielectrics such as Ta 2 O 5 , etc., will generally require SiO 2 , or monolayer nitrided SiO 2 interfaces, thus establishing a limitation on the extent to which t ox-eq can be reduced below 1 nm. Finally, the bonding constraint model should be taken as a guideline for anticipating differences in interface quality that arise solely from differences in average bonding coordination. As such it focuses on one important aspect of interfacial bonding and structure. It is anticipated that as for the oxynitride dielectrics of Ref. 12, additional aspects of interface bonding and structure will also generate significant concentrations of electrically active defects at other Sidielectric interfaces. 
